
# ARCHITECTURE AND ORGANIZATION


Vo Hieu Nghia

1. Altera NIOS II

It employs a 5 or 6-stage pipeline to achieve maximum DMIPS/MHz. The table below gives us the information about the number of stages of Nios II Processor cores



For example ,the stages of Nios II/f core :



It has multi-cycle instructions, Avalon-MM instruction master port read accesses, Avalon-MM data master port read/write accesses, and data dependencies on long latency instructions.

All instructions take one or more cycles to execute. Some instructions have other penalties associated with their execution. Late result instructions have two cycles placed between them and an instruction that uses their result. Instructions that flush the pipeline cause up to three instructions after them to be cancelled. This creates a three-cycle penalty and an execution time of four cycles. Instructions that require Avalon-MM transfers are stalled until any required Avalon-MM transfers (up to one write and one read) are completed.

1. ARM Cortex – A9

CORTEX-A9 PIPELINE
Prefetch
Unit
ISS
Ex1
Ex1
WB
WB
De Re
BM
Main
(P0)
Dual
(P1)
M1
Mac
(M)
Ex2
Ex2
M2
IQ
Instruction
Addre...

Figure 1 : Arm Cortex A9

Arm Cortex A9 pipeline is superscalar, which can fletch and dispatch two instructions per clock cycle but it performs only one pipeline per stage. It has full implementation of the ARM architecture v7-A instruction set, on an efficient 8-stage pipeline. Common instructions take 9 cycles, while complex instructions take up to 11 cycles. Supports dispatch of 4 instructions and completion of 7 instruction per clock cycle.




Figure 2: Superscalar processor

Reference

1. <http://www.slideshare.net/AnhDungNGUYEN3/arm-aae-intrustion-set>

2. <http://rtcgroup.com/arm/2007/presentations/174%20-%20Details%20of%20a%20New%20Cortex%20Processor%20Revealed%20Cortex-A9.pdf>

3. <https://en.wikipedia.org/wiki/Superscalar_processor>

4. <http://www.eecg.toronto.edu/~moshovos/ECE243-2009/n2cpu_nii5v1.pdf>